I. INTRODUCTION

S
TENCIL Lithography is a parallel shadow mask technique in which material is deposited through a stencil onto the substrate, without the need for resist, and which can pattern sub-100 nm features at full 100 mm wafer scale [1] . It allows processing that is otherwise incompatible with resist technologies, such as deposition of organic materials [2] , patterning on flexible and fragile substrates [3] , and fabrication steps such as oxygen plasma treatment for tunnel junction barrier growth [4] . The main advantages of clean processing, versatility, and scalability from hundreds of microns down to tens of nanometers make stencil lithography an important candidate among novel parallel nanopatterning techniques.
Stencil lithography has been previously shown to work for fabricating arrays of small superconducting tunnel junctions [5] , [6] using the Dolan technique of double angle evaporation over a bridge [7] . For the first time, our work shows full-wafer patterning with a 1 alignment, allowing not only for the characterization of an array of tunnel junctions, but with control over the positioning of individual devices. We present the challenges associated with using stencil lithography for double angle evaporation of sub-micrometer size devices and point towards possible improvements. 
II. DEVICE DESIGN AND FABRICATION
The stencil has been designed for obtaining micron and submicron area single tunnel junction devices. The fabrication parameters have been iteratively optimized during several generations of fabricated devices.
A. Stencil Design and Fabrication
We fabricate a full 100 mm stencil wafer containing 240 membranes, each membrane including designs for 6 devices and a test structure (Fig. 1) . A Si wafer is coated with 500 nm low-stress LPCVD SiN on both sides. The apertures for junction fabrication are patterned using electron beam lithography on the front side. UV lithography is used for patterning backside windows aligned to the front side lithography first by dry etching the SiN, then using a wet etch KOH solution for removing the Si up to the SiN layer on the front side [8] .
The design of the stencil for an individual junction consisted of two rectangular apertures separated by a bridge of width A. The junction area depends on the bridge length and width, as well as on the gap between stencil and substrate G and the distance between the two material evaporation sources ( Fig. 2) , which in our case was 12 cm. Three different lengths for the bridges were chosen for the same set of bridge widths: 1, 3 and 5
. Due to the locally varying gap between stencil and substrate and in order to insure a high probability of obtaining material overlap between the two Al layers, the bridge width A varied from 1 to 4
. Using simple trigonometry, the width of the two layer overlap, , is:
( All the open rectangular areas were all designed to overlap 10 with the pre-defined Ti-Au electrodes, insuring a large contact area and thus a small contact resistance.
B. Junction Fabrication
First, standard UV lithography with lift-off was used for the fabrication of 5 nm Ti-40 nm Au contact pads on the substrate wafer. Then a customized Süss MA6/BA6 double-side mask aligner and bond aligner was used for aligning the stencil to the substrate and mechanically clamping the two with a 1 um accuracy. The stencil-substrate clamped system was placed in a thermal evaporator and pumped down to . Stencil lithography presents two major challenges: blurring and clogging. Blurring (increase in size) of the pattern transfer from the stencil to the substrate B is caused by the material diffusion on the substrate and by the geometry of the setup during evaporation. The blurring due to material diffusion can be controlled by various parameters, including substrate temperature, material type, and deposition rate. In our experiments the variable parameter was the deposition rate. The lateral diffusion of Al on oxidized Si wafers was shown to be larger at lower deposition rates [9] . The lower limit for the Al rate was set at the point at which blurring would become too large (around 1 ). The upper limit was set at a point below the rate at which the thin oxide would break during the deposition of the second layer. The geometry of the setup contributes to the blurring via three main parameters: the material source size S, the distance between stencil and source D, and the gap between stencil and substrate G. In our experiment, , , and G varied locally between 0-20 due to the wafers' curvatures. The expected blurring due to geometry is , which results into 200 nm for a gap of 10 . Clogging is induced by the shrinkage of the stencil apertures due to material deposition on their sidewalls during the device fabrication. In our case this was not a significant problem, since the aperture sizes were at least one order of magnitude larger than the total thickness of the deposited Al.
First 60 nm of Al were deposited from source 1 at a rate of 1 nm/s. Then a gas mixture of 15% in Ar was introduced into the chamber until a pressure of 150 Pa was reached and the gas flow closed. The in-situ oxidation continued for 15 min at this pressure. After pumping the system down to , the second 50 nm Al layer was deposited from source 2 at the same rate as the first. The stencil-substrate system was taken out of the evaporator and the junctions were ready to be measured once the stencil was unclamped from the substrate.
The stencil was cleaned after each fabrication in a bath of ANP (acetic acid ( 100%): nitric acid ( 70%): phosphoric acid ( 85%) with a ratio of (5:3:75)), followed by 3 hrs of oxygen plasma cleaning. No significant stencil damage was noticed after 8 cycles of junction fabrication and cleaning.
III. EXPERIMENTAL RESULTS
The junctions were first inspected optically. The local variation of the gap induced a variation in the overlap width between the two Al layers, even when using the same bridge size. All the pattern transfers from the 1 wide bridges design resulted in Al layers overlapping, while only about 75% (67%) of the ones resulting from the 2 (3 ) wide bridges showed overlap. This revalidates our experience of the typical gap G varying in the range of 0 to 20 across the whole wafer. The aperture location on the stencil wafer relative to the Al sources induced a controlled variation in the position of the junction with respect to the pre-defined electrodes. We took this into account by designing the Ti-Au electrodes with a 10 spacing, which was guaranteed sufficient to contain the junction in between.
The junctions were next electrically screened at room temperature. From the optical images, the area of each junction was assessed and its correlation with the junction electrical resistance was measured. While the junctions resulting from closely positioned patterns, i.e. within the same membrane, showed resistances inversely proportional to their area, the constant of proportionality relating the resistance to the area of the junctions (diffraction limited measurement) varied across the wafer. This could be due to the local variation in the blurred edge profiles of the Al layers.
The superconducting transition temperature of the Al was extracted from the resistance as a function of the temperature of the test structures deposited concomitant and on the same substrate as the junctions. These test structures consisted of a single 20 long aperture in the stencil designed to contact both Ti-Au pads and showed a superconducting transition temperature of 1.17 K.
Several devices were measured at 0.28 K. The tunnel junctions showed the typical superconducting non-linear behavior in their current-versus-voltage characteristic (Fig. 3) . The broad transition around 360 is consistent with the existence of a range of gaps in the Al. This could be explained by the tapered edges induced by blurring in both Al films due to an existing local gap between stencil and substrate, causing a thickness-dependent local energy gap next to the junction area.
A scanning electron microscope was used to image in detail the junction structures after the measurements were finished. 4 shows the schematic cross-sections (not illustrating the blurring) and the scanning electron micrographs of two devices, one including a larger junction with contact pads, the other a zoom-in on a sub-micrometer area junction.
A stencil dedicated to smaller junctions was fabricated using the same process flow as the one for the single junctions. These junctions were also designed for double-angle evaporation and were integrated in a single electron transistor geometry. The influence of blurring proved to be critical when aiming at sizes below 150 nm. From room temperature electrical measurements, most of the SETs indicated electrical short-circuits between the two junctions. Several of those that had high enough resistances to be considered possible candidates were cooled to 4 K, where the electrical measurements were consistent with the scanning electron micrographs taken after the cool-down, showing a minimum size of 250 nm 250 nm with a significant blurring.
IV. CONCLUSION
We showed the viability of using stencil lithography on full 100 mm wafer scale with 1 alignment for the fabrication of sub-micrometer area Al-AlOx-Al superconducting single tunnel junctions. The broad current-versus-voltage characteristic around the Al energy gap of 360
indicates the existence of a range of energy gaps near the junction area. This could be explained by the tapered edge thickness of the Al deposited through the stencil, due to a local gap between the stencil and the substrate. The limiting factor in scaling down the junction size proved to be the blurring of the deposited patterns. Reducing the gap between the stencil and the substrate, as well as having a point-like evaporation source (using an electron beam) are the next solutions we will implement for minimizing the blurring, thus making viable the fabrication of single electron Al devices with static stencil lithography. Further exploration of stencil lithography with novel superconductors might also reveal different diffusion behavior of the material on substrates.
